

100




FIG. 1




FIG. 2

FIG. 3

ROW VECTOR	ADDRESS		BIT SELECTION			
	A ₂	A ₁	A ₁ =0	A ₁ =1	A ₂ =0	A ₂ =1
R _{V0}	0	0	X		X	
R _{V1}	0	1		X	X	
R _{V2}	1	0	X			X
R _{V3}	1	1		X		X
			↓	↓	↓	↓
			RCS0	RCS1	RCS2	RCS3

FIG. 4

COLUMN VECTOR	ADDRESS		BIT SELECTION			
	A ₂	A ₁	A ₁ =0	A ₁ =1	A ₂ =0	A ₁ =1
CV0	0	0	X	X	X	X
CV1	0	1		X	X	
CV2	1	0	X			X
CV3	1	1		X		X
			↓ CCS0	↓ CCS1	↓ CCS2	↓ CCS3

FIG. 5




FIG. 6